

Description

The JYJE8021 is the industry's smallest and the lowest power MHz oscillator. With 0.1 mW of active power consumption at 3.072 MHz output frequency, this μ Power oscillator enables longer battery life for a wearable, IoT or mobile device compared to a quartz-based oscillator or resonator.

The device comes in the smallest 1.5 mm x 0.8 mm package. The unique combination of ultra-low power, ultra-small package and flexible output frequency makes it ideal for power senJYJEive and space constrained applications.

Applications

- Tablets
- Fitness bands
- Health and medical monitoring
- Wearables
- Portable audio
- Input devices
- IoT devices

Electrical Specifications

Table 1. Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values are at 25°C and nominal supply voltage.

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition
Frequency Range						
Output Frequency Range	f	1.000000		26.000000	MHz	
Frequency Stability and Aging						
Initial Tolerance	f_tol	-15	-	+15	ppm	Frequency offset at 25°C post reflow
Frequency Stability	f_stab	-100	-	+100	ppm	Inclusive of initial tolerance, and variations over operating temperature -20°C to +70°C or -40°C to +85°C, rated power supply voltage and output load.
		-50	-	+50	ppm	Inclusive of initial tolerance, and variations over operating temperature -20°C to +70°C, rated power supply voltage and output load.
First Year Aging	f_1year	-3		+3	ppm	at 25°C
			Operatin	g Temperatu	reRange	
Operating Temperature Range	T_use	-20	-	+70	°C	Extended Commercial
		-40	-	+85	°C	Industrial. Contact JYJE for -40°C to 105°C option.
		Sup	oply Voltage	and Current	Consump	tion
Supply Voltage	VDD	1.62	1.8	1.98	V	
		2.25	-	3.63	V	Any voltage from 2.25 to 3.63V
Current Consumption ^[1,3]	IDD	-	60	-	μA	f = 3.072 MHz, Vdd = 1.8V, no load
		-	110	130	μA	f = 6.144 MHz, Vdd = 1.8V, no load
		-	230	270	μA	f = 6.144 MHz, Vdd = 1.8V, 10 pF load
		-	-	160	μA	f = 6.144 MHz, Vdd = 2.25V to 3.63V, no load
		-	160	-	μA	f = 12 MHz, Vdd = 1.8V, no load
Standby Current ^[3]	I_std	-	0.7	1.3	μA	Vdd = 1.8V, ST pin = HIGH, output is weakly pulled down
		-	-	1.5	μA	Vdd = 2.25V to 3.63V, ST pin = HIGH, output is weakly pulled down

Features

- Ultra-low current consumption of 60 µA at 3.072 MHz
- Ultra-small 1.5 mm x 0.8 mm package
- 1 to 26 MHz with 6 decimal places of accuracy
- Operating temperature from -40°C to 85°C Frequency
- stability as low as ±50 ppm Programmable output
- drive strength for best EMI or driving multiple loads
- Ultra-light weight of 1.28 mg
- RoHS and REACH compliant, Pb-free, Halogen-free and Antimony-free



Table 1. Electrical Characteristics (continuous)

Parameters	Symbol	Min.	Typ.	Max.	Unit	Condition	
LVCMOS Output Characteristics							
Duty Cycle	DC	45	-	55	%		
Rise/Fall Time ^[3]	T_r, T_f	-	4	8	ns	Vdd = 1.8V, 20% - 80%. Contact JYJE for other programmable rise/fall options	
		-	-	8	ns	Vdd = 2.25V to 3.63V, 20% - 80%. Contact JYJE for other programmable rise/fall options	
Output High Voltage	VOH	90%	-	-	VDD	IOH = -0.5 mA (Vdd = 1.8V) IOH = -1.2 mA (Vdd = 2.25V to 3.63V)	
Output Low Voltage	VOL	-	-	10%	VDD	IOL = 0.5 mA (Vdd = 1.8V) IOL = 1.2 mA (Vdd = 2.25V to 3.63V)	
			Inpu	t Characteris	stics		
Input High Voltage	VIH	80%	-	-	VDD		
Input Low Voltage	VIL	-	-	20%	VDD		
Input Slew Rate	In-slew	10	-	-	V/µs		
Input Pull-down Impedance	Z_in	300	-	-	kΩ	Active mode (ST pin = LOW), Vdd = 1.8V	
		270	-	_	kΩ	Active mode (ST pin = LOW), Vdd = 2.25V to 3.63V	
		2.5	-	-	MΩ	Standby mode (ST pin = HIGH), Vdd = 1.8V	
		1.3	-	-	MΩ	Standby mode (ST pin = HIGH), Vdd = 2.25V to 3.63V	
		S	tartup, Star	dby and Res	sume Timin	g	
Startup Time	T_start	-	75	150	ms	Measured from the time VDD reaches 90% of its final value	
Standby Time	T_stdby	-	-	20	μs	Measured from the time ST pin crosses 50% threshold	
Resume Time	T_resume	-	2	3	ms	Measured from the time ST pin crosses 50% threshold	
				Jitter			
RMS Period Jitter ^[3]	T_jitt	I	75	110	ps	f = 6.144 MHz, Vdd = 1.8V	
		I	_	110	ps	f = 6.144 MHz, Vdd = 2.25V to 3.63V	
RMS Phase Jitter ^[3]	T_phj	-	0.8	2.5	ns	f = 6.144 MHz, Vdd = 1.8V, Integration bandwidth = 100 Hz to 40 kHz ^[2]	
		-	-	2.5	ns	f = 6.144 MHz, Vdd = 2.25V to 3.63V, Integration bandwidth = 100 Hz to 40 kHz ^[2]	

Notes:

 Current consumption with load is a function of the output frequency and output load. For any given output frequency, the capacitive loading will increase current consumption equal to C_load*VDD*f(MHz).

2. Max spec inclusive of 25 mV peak-to-peak sinusoidal noise on VDD. Noise frequency 100 Hz to 20 MHz.

3. Refer to the performance plot section for typical values at 2.5, 2.8, 3.0 and 3.3V condition

Table 2. Pin Description

Pin	Symbol	Functionality			
1	ST	Input	L: Specified frequency output H: Output is low (weak pull down). Device goes to the standby mode. Supply current reduces to I_std.		
2	OUT	Output	LVCMOS clock output		
3	VDD	Power	Supply voltage. Bypass with a 0.01µF X7R capacitor.		
4	GND	Power	Connect to ground		




Figure 1. Pin Assignments




Table 3. Absolute Maximum Limits


Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Condition	Value	Unit	
Continuous Power Supply Voltage Range (VDD)		-0.5 to 3.63	V	
Short Duration Maximum Power Supply Voltage (VDD)	<30 seconds	4.0	V	
Continuous Maximum Operating Temperature		105	°C	
Short Duration Maximum Operating Temperature	≤30 seconds	125	°C	
Human Body Model (HBM) ESD Protection	JESD22-A115	2000	V	
Charge-Device Model (CDM) ESD Protection	JESD22-C101	750	V	
Machine Model (MM) ESD Protection	T _A = 25°C	200	V	
Latch-up Tolerance	JESD78 Compliant			
Mechanical Shock Resistance	MII 883, Method 2002	10,000	g	
Mechanical Vibration Resistance	MII 883, Method 2007	70	g	
1508 CSP Junction Temperature		150	°C	
Storage Temperature		-65 to 150	°C	
Soldering Temperature (follow standard Pb free soldering guidelines)	-	260	°C	



Block Diagram





Device Operating Modes and Outputs

The JYJE8021 supports a $\leq 0.7 \mu$ A standby mode for battery- powered and other power senJYJEive applications. The switching between the active and standby modes is controlled by the logic level on the ST pin as shown in the table below.

Table 4. Operating Modes and O	Output States
--------------------------------	---------------

ST Pin	MODE	OUTPUT	IDD Example
LOW	Active	Specified frequency	60 µA @ 3.072 MHz
FLOAT	Active with 200 kΩ internal pull-down	Specified frequency	60 μA @ 3.072 MHz
HIGH	Standby	Hi-Z, pulled-down with 1 MΩ impedence	1.3 µA

Active Mode

The JYJE8021 operates in the active mode when the ST pin is at logic LOW or FLOAT. In the active mode, the device uses the on-chip frequency synthesizer to generate an output from the internal MEMS resonator reference. The frequency of the output is factory programmed based on the device ordering code.

Standby Mode

The JYJE8021 operates in the standby mode when the ST pin is at logic HIGH. In the standby mode, all internal circuits with the exception of the MEMS oscillator circuit and the ST pin detection logic are turned off to reduce power consumption. While in standby mode, the input impedance of the ST pin is increased to further reduce system-level power consumption.

The output driver of the device in the standby mode is pulled-down with 1 $M\Omega$ impedance.

Output During Startup and Resume

The JYJE8021 starts up with the output disabled. The output is enabled once all internal circuit blocks are active, and logic LOW or FLOAT is detected on the ST pin.

As shown in Table 4, logic HIGH at the ST pin forces the JYJE8021 into the "standby" state, causing the output to disable. Upon pulling the ST pin LOW, the device enters the "resume" state, keeping the output disabled. Once the "resume" state ends, the device outputenables.

The first clock pulse after startup or resume is accurate to the rated stability.

Low Power Design Guidelines

For high EM noise environments, we recommend the following design guidelines:


- Place oscillator as far away from EM noise sources as possible (e.g., high-voltage switching regulators, motor drive control).
- Route noisy PCB traces, such as digital data lines or high di/dt power supply lines, away from the JYJE oscillator.
- Place a solid GND plane underneath the JYJE oscillator to shield the oscillator from noisy traces on the other board layers.

Manufacturing Guidelines

- No Ultrasonic or Megasonic Cleaning: Do not subject the JYJE8021 to an ultrasonic or megasonic cleaning environment. Permanent damage or long-term reliability issues to the device may occur in such an event.
- Applying board-level underfill (BLUF) to the device is acceptable, but will cause a slight shift of few ppm in the initial frequency tolerance. Tested with UF3810, UF3808, and FP4530 underfill.
- Reflow profile, per JESD22-A113D.
- For additional manufacturing guidelines and marking/ tape-reel instructions, click on the following link: JYJE.com/component/docman/doc_download/243manufactuing-notes-for-JYJE-oscillators




Test Circuit and Waveform




Note:

Duty Cycle is computed as Duty Cycle = TH/Period. 4


Timing Diagram



T_start: Time to valid clock output from power on







T_Stdby: Time for output to go high-Z from the time ST pin crosses 50% threshold

Figure 7. Standby Timing^[5]

Notes:

- JYJE8021 supports "no runt" pulses and "no glitch" output during startup or resume. 5.
- 6. JYJE8021 supports gated output which is accurate within rated frequency stability from the first cycle.

Performance Plots^[7]




Figure 8. Idd vs Frequency without load




Figure 10. Frequency vs Temperature




Figure 12. Duty Cycle vs Frequency




Figure 9. Idd vs Frequency with 10pF load




Figure 11. RMS Period Jitter vs Frequency




Figure 13. RMS Phase Jitter Random vs Frequency^[8]






Figure 14. Rise Time vs Temperature^[9]

Notes:

- All data is measured at room temperature, unless otherwise stated.
 Integration range is from 100 Hz to 40 kHz.
 Data is measured with 15 pF load.





Figure 15. Fall Time vs Temperature^[9]



Ordering Information



Notes:

10. Contact JYJE for other drive strength options that result in different rise/fall time for any given output load.

Table 5. List of Standard Frequencies^[11]

2.048 MHz	4 MHz	6.144 MHz	8 MHz	12 MHz	12.288 MHz	16 MHz
19.2 MHz	24 MHz	26 MHz				

Notes:

11. All frequencies from 1 to 26 MHz are in production. Contact JYJE for minimum order quantity requirement.






Table 6. Revision History

Version	Release Date	Change Summary
0.1	12/15/2014	Advance Information
0.2	1/27/2015	Updated CSP dimension tolerance
		Removed 2.0 mm x 1.6 mm package
		Changed to 6.144 MHz as the reference frequency for jitter, IDD and other relevant parameters
		Changed resume time (max) to 5 ms
		Changed the parameter PSNR to Power Supply Noise SenJYJEivity and specified in RMS
0.3	03/31/2015	Changed VIL and VIH values in the EC table
		Reduced standby time in the EC table
		Revised phase jitter condition to include power supply noise senJYJEivity
		Removed power supply noise spec
0.9	05/22/2015	Added typical values for active and standby current
		Added current consumption for additional frequencies
		Changed ±50 ppm option to Contact JYJE
		Added manufacturing guideline
		Other miscellaneous format and footnote changes
1.0	11/18/2015	Revised initial tolerance, current consumption, standby current, input high/low voltage, input pull-down impedance,
		startup/resume time and RMS period/phase jitter in Table.1 Added performance plots
	00/40/0040	
1.1	02/19/2016	Added 10 Standard frequencies to the ordering information
1.11	09/16/2016	Updated the table.5 list of standard frequencies
		Added a graph of Idd vs Frequency without load to the performance plots section
1.2	09/28/2017	Added 2.25 to 3.63V supply voltage option
		Updated logo and company address, other page layout changes
	0/00/00/00	Added package dimension table to the dimensions and patterns section
1.3	3/29/2018	Added ±50ppm frequency stability option